Abstract: To prove the correct behaviour of a distributed control system in any case is to do a closed-loop verification of the control system connected with the plant. Since controller interact with the plant not only via boolean values but via integer-valued data as well, a model of the data processing inside the controller is needed. As formal model we will use the known Net Condition/Event Systems (NCES) and it will be shown exemplarily at the basic arithmetical operations adding and subtracting as well as at the comparison of boolean and integer-valued data how the statements inside the algorithms have to be transformed to the formal model. Consequential, rules will be defined for the transformation of statements with boolean and integer-valued data processing. These will be embedded into the approach of transforming IEC 61499 control system but are not limited to this.
INTRODUCTION
Modelling and verification of distributed controllers following the IEC 61499 has become a research issue since the early publications in 2000. But the main focus of Vyatkin and Hanisch (2000) ; Stanica and Gueguen (2003) ; Bonfe and Fantuzzi (2003) ; Frey and Hussain (2006) lies at the execution control of a Non-Preemptive Multi-Threaded Resource, which is used for the known FBRT runtime a reference implementation of the IEC 61499 and is discussed in more detail at Suender et al. (2006) . Further on, these approaches are limited to boolean data processing. In Heiner and Menzel (1998) a binary representation of integervalued data is proposed and applied by a Petri net model of a Carry-Ripple-Adder to the verification of instruction list programs. Thereby, each variable is modelled in a binary form, where each bit is represented by two places forming a place invariant. A similar approach is proposed by IvanovaVasileva et al. (2008) for transforming function block data in-and outputs and internal variables of integer-valued data types to Net Condition/Event System (abbr.: NCES). All ongoing explanations of the presented NCES structures are written in a way to be easily adopted to this approach, but they can be used also with any other execution model as long as the formal model is NCES and a binary representation of integer-valued data is chosen. Thus, it is possible to use the presented rules at the end of this contribution also for transforming controllers with a different execution runtime as the one of the IEC 61499. Net Condition/Event System (abbr.: NCES) are used as modular and formal model. It is defined in Pinzon et al. (2004) and has been applied for modelling the execution control and boolean data processing of IEC 61499 and IEC 61131 function blocks.
ADDING OF INTEGER VARIABLES
To change the values of the transformed output or internal integer variables, arithmetic operations like addition, subtraction, multiplication and division are used. As known from Becker et al. (2005) ; Schiffmann and Schmitz (2001) , the base operation of all four mathematical operations is the addition of n-digit binary numbers, which have to be realized first. Instead of modelling the subtraction of one value from another, the negated value of the second one and an additional carry bit could be added. The multiplication of two values can be done by adding the first value n times to zero, where n equals the second value, and division is n times subtracting the second value from the first until zero and n will be the result. In the presented examples Z and Y will be used as input variables and due to the approaches of Heiner and Menzel (1998); Ivanova-Vasileva et al. (2008) , they are represented by the places Z 2pi True and Z 2pi False as well as Y 2pi True and Y 2pi False. The variable to store the result is the data output X of a function block and due to the defined execution model of function blocks a buffer of X will be changed during the internal data processing. This is done by forcing the transitions X Buffer 2pi toTrue and X Buffer 2pi toFalse. By occurrence of the associated event the actual buffer value is published (Ivanova-Vasileva et al. (2008) In a first sketch, the modelling of a Carry-Ripple-Adder (CR), also known as Carry-Chain-Adder (CCR) will be presented. The CR calculates the sum X i and the carry c i from the lowest to the highest digit i as follows (⊕ . . . XOR):
Because of calculating bit by bit the result and the carry for the next bit, n steps have to be fired at the formal NCES model of the CR. Each adding step is triggered from the algorithm by an event shown red inside figure 1. Thereby, only one transition of the modelled adding step will be condition enabled to switch the resulting bit of the modelled output buffer X i to true or false. The conditions modelled at the triggered transitions are done according to table 1 by condition and inhibitor arcs connected to the place Y 2pi True or Z 2pi True. Inside our model the left 4 or at the first step the left 2 transitions are representing the cases where the result of X i becomes true and the others switch the result to false. Table 1 . Carry-Ripple-Adder
Carry-Lookahead-Adder
To reduce the linear amount of fired steps to a logarithmic one, the NCES model of a Carry-Lookahead-Adder will be derived. The main idea of Ladner and Fischer was to improve the calculation of the carry bits. Thereby, the attribute generate g i,j or propagate p i,j is evaluated for each digit block [i,j] with j ≤ i < n. First, this attribute is evaluated for the block j = i as follows.
Afterwards, the attributes of the blocks [i,k+1] and [k,j] will be merged until j = 0, by the following rules.
The attribute generate is left hand stable, which means if the most significant block [i,j] has the attribute generate, has it also. This means that inside the NCES model there will be only a place named † gi0, and any transition evaluating the generate attribute to true will have a post arc to this place. Thus, also the transitions named † 11 gii evaluating the generate attribute at the first step by checking the digit i of variable Y and Z. The propagate attribute is modelled by the place † pij at every evaluation step. Only at the first step this place has the capacity of two. By merging the blocks [i,k+1] and [k,j] the token at the place † pkj or † gkj will condition enable only one transition, which switches the state of the modelled attribute of the new block [i,j] to propagate or generate. During the evaluation process, the n tokens of place † add flow directly to the place † gi0 or through place † pii to † gi0 or to † pi0. Using this information, the resulting sum of digit i is:
Due to the modelling of an adder the input carry c −1 will be zero, which reduces the formula above to X i = p i,i ⊕ g i−1,0 and the resulting truth table to table 2. Table 2 . Carry-Lookahead-Adder
According to the number of rows, the modelling in NCES is done by five different transitions with inhibitor and flow 
and † ag g 2pi. The place † add is the post place of all transitions. Thus, the amount of tokens there will be n at the start of the calculation and at the end again. The symbol † stands everywhere for the algorithm name and the line number.
Subtraction
With the use of the NCES model of the mathematical base operation addition it is easy to get a NCES model for subtracting variable Y from Z. This is because the negation of the integer-valued data Y can be done by connecting the condition and inhibitor arcs of the first evaluating step instead to the place Y 2pi True to Y 2pi False and to do the sum calculation with an input carry c −1 equal to true. This will change the formula of the truth table to  table 3 . The first row has not to be modelled because the token has remain at the place † add, and the sum bit X i is switched to false at the beginning of the calculation. Furthermore, it will not be possible for a block [i,0] to be generating and propagating at the same time. Thus, the number of used transitions is equal to the adder model, only the destination of the event arc is different, due to the value of X i . The used names are also the same. Next it has to be checked if the most significant decision is greater or lower. This will switch the result of the hole comparison to greater or lower. If both variables are equal no decision can be made, and it is still undefined. Figure  3 shows the NCES model of a greater-than-comparator for integer-valued data. On the left, the algorithm, which compares the two integer values, is shown. By entering the comparing model, n tokens are added to the place † undef ined, because there have to be n bits checked. The next fired transition † CompareBits is the event source of the transitions † 2pi toGreater and † 2pi toLower to distinguish if variable X is greater or lower than variable Y at bit i. The modelling of greater and lower is done according to table 4 by inhibitor and condition arcs. Every fired transition takes one token from the place † undef ined, and only if both variable values are equal all tokens remain there. Afterwards, the most significant decision about greater and lower turns the result of the comparator to greater or lower. The modelling is done by a transition at the post of the place † 2pi Greater and † 2pi Lower and connecting them by inhibitor arcs with all places † 2pj Greater and † 2pj Lower and j > i. Firing one of these transitions removes the token from the preplace and stores one token at the place † Greater or † Lower and again one at † undef ined. Furtherone, the token from all places † 2pk Greater or † 2pk Lower and k < i is removed and transfered to † undef ined, by triggering the post transitions with the event mode ∨ . Thus, at the end place † F in is marked, n tokens are at the place † undef ined again and depending on the value of the variables X and Y , the place † Greater or † Lower is marked also.
Fig. 3. Greater-than-comparator
Depending on the transformed algorithm, the result can be used as needed, but it has to made sure to remove all tokens from the given NCES model. The symbol † stands everywhere for the algorithm name and the line number.
MODELLING RULES
Before the presented examples and the derived rules could be used to model the data processing of IEC 61499 function blocks, a lexical analysis has to be done for each algorithm by a a priori defined formal grammar to identify each statement and the used variables. Due to the freedom to choose any kind of programming language, the lexical analysis is out of the scope of this contribution, but as result a collection of statements is received. This collection could be transformed by the following rules to a formal data processing model in NCES. Further, these rules will extend rule 4 for transformation of algorithms of IvanovaVasileva et al. (2007) and will be implemented in an automatic data processing modeller of IEC 61499 function blocks with integer-valued data types. The extended rule is still split in the general and conditional part, and rule 4.1 for the general part remains untouched to provide the connections between the execution and data processing model. At the conditional part it has to be distinguished between boolean and integer-valued data, which leads to the following rule. (1) Two places † TL undefined and † TR undefined have to be inserted. These places are connected by the transition AlgName Li-1 Li to the place of the previous algorithm line. The transformation of the left n conjunctive terms results in n instantaneous and one spontaneous transition. The instantaneous transitions are connected by condition and inhibitor arcs to the places + True, according to the represented conjunctive term, where + stands for the variable name. At the pre area of every transition place † TL undefined is located, and at the post area the place † TL True. The spontaneous transition has no incoming signal arc and connects the places † TL undefined and † TL False. The transformation of the right n conjunctive terms is done in a similar way. an integer-valued data type to a certain value n, event arcs have to connect the transition of this algorithm line with the transition + 2pi Buffer toFalse or + 2pi Buffer toTrue according to the binary representation of the certain value.
4.2.1.2 -Add Integer-valued Data: For transforming the adding of two n-bit integer-valued variables Y and Z and as result X, there have to be inserted first a sequence of 2 + log 2 (n) places and transitions named † Stepi. The place † Step1 is located at the post area of the transition activating this algorithm line, and the transition † Stepj is at the pre area of the place † Fin (j = 2 + log 2 (n)).
Next it have to be inserted the place † add having a pre arc with the arc weight n to the transition activating this algorithm line and a post arc with the same arc weight to the transition reaching the next algorithm line. Further, the transition activating this line has event arcs to every transition X Buffer 2pi toFalse. Now has to be inserted the model of the Carry-LookaheadAdder step by step as described in section 2.2.
(1) For every bit i 3 transitions named † 10 p ii, † 01 p ii and † 11 g i0 and having the place † add at the pre area and an incoming event arc from the transition † Step1 have to be inserted. The first two transitions are connected to the place † p ii, which has a capacity of two, by a post flow arc. The third transition has a post flow arc to the place † g i0. The first transition has a condition arc to the place Y 2pi True and an inhibitor arc to the place Z 2pi True, and the second transition vice versa. The third transition has a condition arcs to both places. Inserting of the transition † 11 g i0 and the place † g i0 and all connecting arcs is neglected at the most significant bit. At the least significant bit the pre arcs of place † p ii have the arc weight 2. (2) For every bit i with i < n ∧ i = 2 * 2 x * y + 2 x + z ∧ x < log 2 (n) ∧ y < n 2 x+1 ∧ z < 2 x 2 transitions named † pp ij and † pg ij with an incoming event arc from the transition † Stepx as well as a place named † p ij have to be inserted (j = 2 * 2 x * y).
At the pre area of the both transitions is the place † p ik. If i = k then this place is also at the post area of the transition (k = 2 * 2 x * y + 2 x ). Further, the transition † pp ij has a post flow arc to the place † p ij and a condition arc to the place † p lj. The transition † pg ij has a post flow arc to place † p i0 already inserted at step 1 and a condition arc from place † g lj (l = k − 1). At the most significant bit this is neglected. (3) For every bit i five transitions named † ag p 2pi, † p a 2pi, † p p 2pi, † p g 2pi and † ag g 2pi with a post arc to the place † add and an event arc from the transition † Stepj have to be inserted (j = 2 + log 2 (n)). Every transition with the prefix † p has a pre flow arc to the place † p ii and all other an inhibitor arc to this place. The transitions † p a 2pi, † p p 2pi and † ag g 2pi get an event arc to the transition named X Buffer 2pi toTrue.
Further, the transitions with the prefix † ag p and † p p have a pre flow arc to the place † pj0, the transitions † p g and † ag g have a pre flow arc to the place † gj0, and the transition † p a has two inhibitor arcs to the places † pj0 and † gj0 (j = i − 1).
4.2.1.3 -Subtract Integer-valued Data: To transform the subtraction of one n-bit integer-valued variable Z from Y and storing the result at X, point 1 and 3 of the previous adding rule have to be changed. At 1 the destination of the condition and inhibitor arcs have to be changed from Z 2pi True to Z 2pi False. At 3 the event arcs to the transition X Buffer 2pi toTrue have to be changed as follows:
• † ag p 2pi new event arc • † p p 2pi no event arc 4.2.1.4 -Compare Integer-valued Data: The transformation of the comparison of two n-bit integer-valued variables X and Y to the formal model is done by inserting the places † CompareBits and † Fin and the connecting transition † CompareBits. Further, the place † undefined with the capacity of n is inserted and connected to the transition reaching this line by a pre arc with the arc weight of n. Now, the model of the comparator as described in section 3 starting with the creation of the places † Greater and † Lower has to be inserted.
(1) Two transitions named † 2pi toGreater and † 2pi toLower as well as two places † 2pi Greater and † 2pi Lower are inserted for every bit i. At the pre area of every transition the place † undef ined is located and additionally every transition has an incoming event arc from transition † CompareBits. Further, transition † 2pi toGreater has a condition arc to the place X 2pi True and an inhibitor arc to Y 2pi True. The transition † 2pi toLower is connected vice versa by the signal arcs. (2) For every bit i two transitions named † 2pi Greater and † 2pi Lower are inserted and connecting the places † 2pi Greater and † Greater as well as connecting the places † 2pi Lower and † Lower. Every transition has an incoming inhibitor arc from all places † 2pj Greater and † 2pj Lower (j > i). Except at the most significant bit, two transition are inserted with the event mode ∨ having the place † 2pi Greater or † 2pi Lower at the pre area and an incoming event arc from the transitions † 2pj Greater and † 2pj Lower (j > i).
All transitions have at the post area the place † undef ined.
CONCLUSION AND FUTURE WORK
With the defined transformation rules from a lexically analysed algorithm to a formal NCES data processing model and the defined execution model in Ivanova-Vasileva et al. (2007 , 2008 it is possible to get a formal model for almost every basic and composite function block including integer-valued data processing and comparison.
The behaviour of the presented data processing models is derived from the proven methods of informatics and a further validation is done by simulation.
For completing our work, the presented rules will be implemented inside an expert system and the resulting TNCESWorkbench will be made available to public until the end of the year 2008.
ACKNOWLEDGEMENTS
This work was partially supported by the cooperative project EnAS funded by the German Ministry for Commerce and Industry (BMWI) under reference 01MG566 and by the Deutsche Forschungsgemeinschaft under reference Ha 1886/16-1.
